

Racyics® ADPLL 2GHz Clock Generator

GLOBALFOUNDRIES® 22FDX®



DESCRIPTION

All-digital phase locked loop (ADPLL) clock generator for a nominal frequency of 2 GHz (0.8 V).


APPLICATION

The **Racyics®** all-digital phase locked loop (ADPLL) clock generator is designed to generate a nominal 2 GHz multi-phase clock from a low-frequency reference with as little power and area overhead as possible.

For highest flexibility, a wide range of reference frequencies for the Digitally Controlled Oscillator (DCO) is supported.

KEY FACTS

- ▶ Clock generation based on a Digitally Controlled Oscillator (DCO)
- ▶ 800 MHz <= DCO frequency <= 2400 MHz
- ▶ Programmable clock frequency dividers for ADPLL loop and clock outputs
- ▶ lock-in < 25 us
- ▶ 8-phase clock output (each 45° phase shift)
- ▶ Compliant to automotive grade-1
- ▶ allows reference frequency up to 150 MHz
- ▶ < 15 ps RMS longterm jitter (measured over 1ms)
- ▶ Characterization corners for - 40 °C to 150 °C



DESIGN VIEWS

- ▶ Verilog simulation models
- ▶ .lib / .db timing and power models (NLDM)
- ▶ .lef layout abstract views
- ▶ NDM and Milkyway libraries
- ▶ GDSII layouts
- ▶ LVS netlist

IP SPECIFICATION

IP	Supplier	Description	Supply Voltages [V]	ZBB (Zero Bias)	ABB	Ready for Evaluation	Ready for Testchip	Ready for Production
ri_adpll_gf22fdx_2gmp	Racyics®	ADPLL 2GHz Clock Generator	0.80	yes	no	now	now	now



Racyics GmbH

Main Office
Bergstraße 56
01069 Dresden
Germany

Duisburg Office
Schifferstraße 196
47059 Duisburg
Germany

Frankfurt Office
Siemensstraße 10a
63263 Neu-Isenburg
Germany

Version 25 / rev1