

DESCRIPTION


The general purpose **22FDX®** IO Library features a rich set of digital and analog IO cells covering 1.2 V to 1.8 V I/O standards and 0.4 V to 0.8 V core voltages. Diverse special function cells are included. There is no need for specific back-biasing. Full bulk isolation and various bond options are available.

KEY FACTS

- ▶ Library contains approx. 60 IO cells
- ▶ Support for all metal-stacks of **22FDX®**
- ▶ Automotive grade-1 compliant version available
- ▶ Low voltage cells with nominal core voltages down to 0.4 V for glue-less interfacing to ULV **Racyics® ABX** digital standard cell domains
- ▶ Low leakage cells for ultra low power always-on domain usage
- ▶ Highly configurable dual-GPIO cells with LVDS transceiver mode
- ▶ High-speed multi-standard differential IO cell supporting LVDS, SGMII, SATA, PCIe, PECL, CML, with AC and DC coupling and digitally calibrated termination
- ▶ Power-on-reset cell
- ▶ Analog IOs, calibrated reference voltage

DESIGN VIEWS

- ▶ Verilog simulation models
- ▶ .lib /.db timing and power models (NLDM)
- ▶ IBIS models
- ▶ .lef layout abstract views
- ▶ NDM and Milkyway libraries
- ▶ GDSII layouts
- ▶ LVS netlist



IP SPECIFICATION

IP	Supplier	Description	Supply Voltages [V]	ZBB (Zero Bias)	ABB	Ready for Evaluation	Ready for Testchip	Ready for Production
ri.lib_gf22fdx_io_EG1d80V	Racyics®	General purpose IO combined GPIO / LVDS high-speed multi-standard differential IO Analog and special functions	IO: 1.2 / 1.5 / 1.8 core: 0.40 / 0.45 / 0.50 / 0.55 / 0.60 / 0.65 / 0.80 (cell-type dependent)	yes	no	now	now	now



Racyics GmbH

Main Office
Bergstraße 56
01069 Dresden
Germany

Duisburg Office
Schifferstraße 196
47059 Duisburg
Germany

Frankfurt Office
Siemensstraße 10a
63263 Neu-Isenburg
Germany

Version 25 / rev1