

Racyics provides IP Products for GlobalFoundries 22FDX, enabling ultra-low-power, high-performance system-on-chip (SoC) designs. With a focus on adaptive body biasing (ABB), efficient power management, and robust clock generation, our IP portfolio ensures optimal performance and energy efficiency across a wide range of applications.

|   | IP   | Supply [V]  | Key Features  | GF 22FDX  |      |     |
|---|--|---|---|---|------|-----|
|   |  |   |   | EXT   | PLUS |     |
| ABX   | <b>Adaptive Body Bias (ABB) Generator IP for GF 22FDX (ABX®)</b>   |   |   |   |      |     |
|   | Both types   | Body bias generation: <b>1.80</b><br>Control logic: <b>0.80</b>   | <ul style="list-style-type: none"> <li>Integrated <b>ABB control loop</b></li> <li><b>10 MHz &lt; fref &lt; 50 MHz</b></li> <li>Area &lt; 0.006 mm<sup>2</sup> (smallest pump strength)</li> <li>Independent Adaption:                             <ul style="list-style-type: none"> <li><b>-0.2 V &lt; VNW &lt; 2.4 V</b></li> <li><b>-2.4 V &lt; VPW &lt; 0.2 V</b></li> </ul> </li> </ul> |   |      |     |
|   | Consumer type only   | PVT monitors: 0.40 / 0.45 / 0.50 / 0.55 / 0.60 / 0.65 / 0.80 / 0.90   | P <sub>active</sub> < <b>12 μW</b> (typical)  | ✓   | ✓    |     |
|   | Automotive type only   | PVT monitors: 0.80  | <ul style="list-style-type: none"> <li>P<sub>active</sub> &lt; <b>200 μW</b> (typical)</li> <li><b>Automotive grade-1 and grade-2</b> compliant</li> <li>ISO26262 SEooC with <b>ASIL D</b> capability</li> </ul>  | ✓   | ***  |     |
| ABX PLATFORM  | <b>Standard Cell Libraries</b><br>with > 300 cells   |   | <b>VT Options</b>   | <b>Gate Length</b>  |      |     |
|   | 8T   | 0.40 / 0.45 / 0.50 / 0.60 / 0.80<br>ABB: <b>forward body bias</b>   | SLVT, LVT   | <ul style="list-style-type: none"> <li>C20</li> <li>C24</li> <li>C28</li> <li>C32</li> <li>C36</li> </ul> | ✓    | *   |
|   |  | 0.55 / 0.65 / 0.80 / 0.90<br>ABB: <b>reverse body bias</b>  | RVT, HVT  |   | ✓    | ✓** |
|   | 9T automotive grade 1  | 0.80<br>ABB: <b>reverse body bias</b>   |   |   | ✓    | ✓*  |
|   | Characterization corners for - 40 °C to 150 °C temperature range for Racyics ABX aware timing and power sign-off               |   |   |   |      |     |
|   | <b>Dual-Rail Single Port SRAM</b><br>(Static Random Access Memory) generator for ULV designs with forward body bias capability | Core logic: 0.40 / 0.45 / 0.50 / 0.60 / 0.65 / 0.80<br>Bitcells: 0.80<br>ABB: <b>forward body bias</b>  | <ul style="list-style-type: none"> <li>6t SRAM based on P124 bitcell</li> <li>Power saving mode: <b>retention mode</b> &amp; option to reduce VDD supply during inactivity</li> </ul>   | ✓   | *    |     |
|   | <b>Single-Rail Single Port SRAM</b> generator for ULV designs with reverse body bias capability                                | 0.55 / 0.80<br>ABB: <b>reverse body bias</b>  | <ul style="list-style-type: none"> <li>6t SRAM based on R188 bitcell</li> <li>Power saving mode: option to reduce VDD supply during inactivity</li> </ul>   | ✓   | *    |     |
| <b>Single-Rail Single Port SRAM</b> with Power Down with reverse body bias capability | 0.55 / 0.80<br>ABB: <b>reverse body bias</b>   | <ul style="list-style-type: none"> <li>6t SRAM based on R188 bitcell</li> <li>Power saving mode: <b>retention mode &amp; power down</b></li> </ul>  | ✓   | *   |      |     |
| <b>Single-Rail Single Port ROM</b><br>(read-only memory) Macros                       | 0.55 / 0.80 (0.65)<br>ABB: <b>reverse body bias</b>  | Option to reduce VDD supply during inactivity   | ✓   | *   |      |     |
| <b>Single-Rail Single Port cryo-optimized SRAM</b> with Power Down                    | 0.80<br>ABB: <b>forward body bias</b> ***  | <ul style="list-style-type: none"> <li>6t SRAM based on S188 bitcell</li> <li><b>Prototype optimized for Cryo</b></li> <li>Power saving mode: <b>retention mode &amp; power down</b></li> </ul> | ✓***  | *   |      |     |
| <b>Micro Two Port, Dual-Rail, forward-bias SRAM</b>                                   | 0.80<br>ABB: <b>forward body bias</b>  | 8t SRAM based on R250 bitcell   | ✓***  | *   |      |     |

\* Available for GF 22FDX+ up on request.  
✓\* Available for specific corner subset.

\*\* Available in Q2/2026.      \*\*\* Currently in development.  
✓\*\* Available in Q2/2026 for specific corner subset.

|                                   | IP   | Supply [V]   | Key Features   | GF 22FDX |      |
|-----------------------------------|--|--|--|----------|------|
|                                   |  |  |  | EXT      | PLUS |
| ULP PLATFORM                      | Digital Wrapper for Clock and Power Supply IP for GF 22FDX   |  |  | ✓        | *    |
|                                   | Low Power Bandgap Voltage Reference  | VDDA18: 1.62 - 1.98<br>VDD: 0.72 - 0.88  | <ul style="list-style-type: none"> <li>Two separate output voltages: <b>400 mV</b> and <b>600 mV</b> with independent trimming, reference-good detection signal</li> </ul>   | ✓        | **   |
|                                   | Nominal <b>50 MHz</b> Frequency Clock Generator  | 0.80<br>(V <sub>ref</sub> = 0.60)  | <ul style="list-style-type: none"> <li>&lt; <b>50 ps RMS period jitter</b> and &lt; 800 ps total jitter (TJ)</li> <li>&lt; 5 ps / mV supply sensitivity</li> <li>Power consumption <b>10 μW</b> typical and 30 μW maximum</li> </ul>   | ✓        | **   |
|                                   | Step-down <b>DC-to-DC Voltage Converter</b> (Buck Converter)   | VDDA18, VDDP 18:<br>1.62 - 1.98<br>VDD:<br>0.72 - 0.88   | <ul style="list-style-type: none"> <li>Output voltage <b>0.4 V - 0.9 V</b> in steps of 25 mV</li> <li>can be software-configured on-the-fly</li> <li>enables Dynamic Voltage and Frequency Scaling</li> <li><b>can power ABX domain</b></li> </ul>   | ✓        | **   |
|                                   | <b>Linear Regulator 1.8 V</b> to core supply   | 1.80<br>(V <sub>ref</sub> = 0.4)   | <ul style="list-style-type: none"> <li>1.8 V input to 0.8 V output</li> <li>Output current up to 8 mA</li> <li>Power good indication</li> <li><b>Disable function</b> for low power consumption &lt; <b>0.5 μW</b></li> </ul>  | ✓        | **   |
| RACYICS COMPLEMENTARY IP PRODUCTS | General purpose <b>1.8 V IO Library</b> with combined GPIO / LVDS, Analog and Special Function IOs   | IO: 1.20 / 1.50 / 1.80<br>core: 0.40 / 0.45 / 0.50 / 0.60 / 0.65 / 0.80<br>(cell-type dependent) | <ul style="list-style-type: none"> <li>Supports a wide range of <b>Metalstack Options</b></li> <li>Various <b>Pads &amp; Bump Sizes</b></li> <li>approx. 60 IO cells</li> </ul>  | ✓        | **   |
|                                   | All-Digital Phase Lock Loop (ADPLL) <b>2 GHz Clock Generator</b> based on a Digitally Controlled Oscillator (DCO) with programmable clock frequency dividers | 0.80   | <ul style="list-style-type: none"> <li>800 MHz ≤ <b>DCO frequency</b> ≤ 2400 MHz</li> <li><b>lock-in &lt; 25 μs</b></li> <li><b>8-phase</b> clock output (each 45° phase shift)</li> <li>Compliant to automotive grade-1</li> <li>f<sub>ref</sub> up to 150 MHz</li> <li>&lt; 15 ps RMS longterm jitter</li> </ul> | ✓        | *    |
|                                   | ULP All-Digital Frequency Locked Loop (ADFLL) <b>10 MHz Clock Generator</b>  | 0.80   | <ul style="list-style-type: none"> <li><b>10 MHz clock</b></li> <li><b>High energy efficiency: 5 μW</b> during operation</li> <li>f<sub>ref</sub> ≤ 32 kHz to 1 MHz &gt;</li> <li>Can be used as clock input for Racyics ABX generator</li> </ul>  | ✓        | *    |
|                                   | ULV Integer-N Bang-Bang All-Digital Phase Locked Loop (BB-ADPLL) <b>1 GHz Clock Generator</b> in a fully digital architecture                                | 0.40 / 0.45 / 0.50 / 0.60 / 0.65 / 0.80  | <ul style="list-style-type: none"> <li><b>20 MHz up to 1 GHz.</b></li> <li>100 μW power consumption for a 100 MHz output clock at 0.5 V</li> <li>Fast lock-in and instant frequency changes</li> <li>The Racyics ABX enabled implementation reduces jitter at low supply voltages</li> </ul>                       | ✓        | *    |
|                                   | <b>Voltage and Temperature Sensor</b> with integrated analog-to-digital converter (ADC) and band-gap voltage reference                                       | VDDA: 1.62 to 1.98<br>VDD: 0.80  | <ul style="list-style-type: none"> <li>3 single-ended voltage measurement inputs</li> <li><b>1<sup>st</sup> order Delta-Sigma ADC</b> with configurable Oversampling ratio</li> <li>Resolution up to 12 bit</li> </ul>   | ✓        | **   |
|                                   | <b>Crystal oscillator</b> designed to work with 32 kHz crystal   | IO: 1.80<br>core : 0.80  | <ul style="list-style-type: none"> <li>Bypass &amp; Off mode,</li> <li>t<sub>startup</sub> ≈ 58 ms</li> <li>Compatible with Racyics IO lib</li> </ul>  | ✓        | *    |
|                                   | <b>Universal Chiplet Interconnect Express (UCIe) PHY</b> supporting 4 GT/s and 8 GT/s data rates   | 0.80   | <ul style="list-style-type: none"> <li>Support for UCIe-S (standard package)</li> <li>configuration with x16 data width 130 μm bump pitch</li> </ul>   | ✓        | ***  |

\* Available for GF 22FDX+ up on request.  
✓\* Available for specific corner subset.

\*\* Available in Q2/2026. \*\*\* Currently in development.  
✓\*\* Available in Q2/2026 for specific corner subset.